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Abstract
The automatic parallelization of loops that contain com-
plex computations is still a challenge for current paralleliz-
ing compilers. The main limitations are related to the anal-
ysis of expressions that contain subscripted subscripts, and
the analysis of conditional statements that introduce com-
plex control !ows at run-time. We use the term complex
loop to designate loops with such characteristics. In this pa-
per, we focus on the generation of parallel code for sequen-
tial complex loop nests using a generic compiler framework
(proposed in an earlier paper [3]) that accomplishes kernel
recognition through the analysis of the Gated Single Assign-
ment program representation. Speci"cally, we present an
extension of this framework that enables its use as a pow-
erful tool for gathering source code information that is rel-
evant for the parallelization of each computational kernel.
A set of example codes are analyzed in detail to illustrate
the potential of our approach. Experimental results using a
benchmark suite of complex loop nests are also presented.
1. Introduction
,Ce automatic paralleli)ation of seDuential codes reE
Duires FnoGledHe about CoG to reorder tCe execution of tCe
statements of tCe code GCile preser>inH tCe seDuential seE
mantics. Current paralleli)inH compilers are mainly based
on dependence analysis K13, 18O, GCicC pro>ides not only
information about GCat code sections (usually loops) can
be executed in parallel, but also useful information for tCe
Heneration of ef!cient parallel code. Classical dependence
analysis Gas sCoGn to be effecti>e for tCe paralleli)ation of
reHular loop nests, GCicC contain array references GCose
subscript expressions can be reGritten as af!ne or linear
functions of tCe index >ariables of tCe enclosinH loops.
,Ce classical approacC mentioned abo>e often fails to
paralleli)e complex loop nests because, in Heneral, tCey rest
on informationEHatCerinH tecCniDues tCat cannot extract tCe
necessary source code information at compileEtime. ,Ce
main sources of uncertainty are tCe presence of array referE
ences GitC subscripted subscripts (i.e. tCe subscripts expresE
sions contain array references) and complex control conE
structs. ,Ce paralleli)ation of complex loops Cas been adE
dressed tCrouHC tCe desiHn of ef!cient paralleli)inH transE
formations tCat exploit tCe cCaracteristics of GellEFnoGn
computational Fernels K2, 6, 7, 9, 11, 20O. In Heneral, tCese
tecCniDues are described assuminH tCat all tCe necessary inE
formation is a>ailable to tCe compiler. XoGe>er, it is dif!E
cult to perform tCis complex tasF ef!ciently.
In tCis paper, tCe automatic Heneration of parallel code
for complex loops is addressed usinH tCe Heneric compiler
infrastructure proposed in K3O. ,Ce recoHnition of computaE
tional Fernels is carried out by means of tGo classi!cation
alHoritCms tCat perform an exCausti>e analysis of tCe code.
,Cis analysis mainly consists of searcCinH tCe expressions
tCat compose tCe statements of tCe code for occurrences
of >ariables tCat introduce loopEcarried dependences. Ye
present extensions of tCese alHoritCms tCat enable tCe use of
tCe infrastructure as a poGerful informationEHatCerinH tool
tCat pro>ides ef!cient support for tCe Heneration of parallel
code. ,Ce detailed description of tCe compiler frameGorF
can be found in K3O. In tCis paper Ge present tCe parts of
tCe frameGorF tCat are needed to Henerate parallel code for
a collection of loop nests extracted from real codes.
,Ce paper is orHani)ed as folloGs. Section 2 Hi>es an
o>er>ieG of botC tCe Fernel recoHnition frameGorF and tCe
subseDuent Heneration of parallel code. Concepts and terms
tCat Gill be used tCrouHCout tCe paper are also introduced.
Section 3 presents some case studies to explain our extenE
sions of tCe frameGorF. ,Cese examples focus on complex
loops tCat contain computational Fernels freDuently found
in real codes, namely, irreHular assiHnment and consecuE
ti>ely Gritten array. Section 4 presents experimental results
tCat sCoG tCe ef!cacy of our approacC. [inally, Section 5
discusses related GorF, and Section 6 concludes tCe paper.
2. Framework Overview
2.1. Kernel Recognition
,Ce compiler frameGorF proposed in K3O consists of an







































Figure 1. Block diagram of the parallelization framework.
Gide >ariety of computational Fernels tCat are freDuently
found botC in reHular and complex loop nests. ,Ce internals
of tCe frameGorF are sCoGn in [iH. 1. Next, tCe different
staHes, depicted as dasCed o>als in tCe !Hure, are described.
,Ce !rst staHe is tCe translation of tCe source code into
a demandEdri>en implementation of tCe ^ated SinHle AsE
siHnment (^SA) form K17O. ^SA is an extension of tCe
GellEFnoGn Static SinHle AssiHnment (SSA) form tCat capE
tures tCe "oG of >alues of scalar and array >ariables, e>en in
loops GitC complex control "oG. ,Cis tasF is accomplisCed
by insertinH a set of special operators, φ, riHCt after tCe
points of tCe proHram GCere tCe control "oG merHes, and
by renaminH tCe >ariables of tCe proHram so tCat tCey are
assiHned uniDue names in tCe de!nition statements. ,Cree
types of φes are distinHuisCed in ^SAf µ(xout, xin), GCicC
appears at loop Ceaders and selects tCe initial xout and loopE
carried xin >alues of a >ariableg γ(c, xtrue, xfalse), GCicC
is located at tCe con"uence node associated GitC a brancC
and captures tCe condition c for eacC de!nition to reacC
tCe con"uence nodef xtrue or xfalse, if c is truehfalseg and
α(aprev, s, rhs), GCicC replaces tCe riHCtECand side of an
array assiHnment statement a(s) = rhs, and represents tCat
tCe sEtC entry of a is assiHned tCe >alue rhs GCile tCe otCer
entries taFe tCe >alues of tCe pre>ious de!nition of tCe arE
ray, denoted as aprev . ,Ce ^SA intermediate representation
Cas some properties tCat ease tCe de>elopment of tools for
automatic proHram analysisf tCe elimination of false depenE
dences for scalar and array de!nitions (not for array eleE
ment references), tCe syntactical representation of reacCinH
de!nition information, and tCe capture of tCe conditional
expressions tCat determine tCe control "oG of tCe proHram.
,Ce second and tCird staHes address tCe recoHnition of
tCe Fernels computed in tCe loop nest at tGo different le>E
els. In tCe second staHe, tCe stronHly connected compoE
nents (SCCs) tCat appear in tCe data dependence HrapC of
tCe ^SA form (^SA HrapC from noG on) are analy)ed.
,Cis intraESCC analysis consists of a recursi>e alHoritCm
tCat determines tCe class of Fernel computed durinH tCe exE
ecution of tCe statements of tCe SCC (SCC class from noG
on), for instance, irreHular assiHnment, conditional or nonE
conditional induction >ariable, etc. A detailed description
of tCe Fernels can be found in K1O. ,Ce SCC classi!caE
tion alHoritCm reduces tCe computation of a SCC class to
classifyinH tCe statements tCat compose tCe SCC. [or eacC
statement, a postEorder tra>ersal of tCe correspondinH synE
tax tree is performed. ,Ce nodes of tCe tree represent operE
ators. ,Ce cCildren of a node correspond to tCe arHuments
of tCe operator. At eacC node, tCe class of tCe operator is
calculated by a transfer function tCat merHes tCe classes asE
sociated GitC tCe operators of tCe cCild nodes. In K1O Ge
present a detailed description of transfer functions for tCe
most common operators, for instance, sum (T+), product
(T!), scalar reference (Ty) or array reference (Tx(s)). ,Cese
transfer functions cCecF GCetCer tCe statements of a SCC
ful!ll tCe cCaracteristics of one of tCe computational Fernels
recoHni)ed by tCe frameGorF. ,Ce SCC classi!cation alHoE
ritCm pro>ides tCe compiler GitC tCe set of basic Fernels
calculated in tCe SCCs of tCe loop, and GitC tCe data and
control dependences betGeen tCese basic Fernels. ,Cis inE
formation is summari)ed in a data structure called tCe SCC
use-def chain graph (SCC HrapC from noG on).
,Ce tCird staHe recoHni)es more complex Fernels tCat reE
sult from a combination of a set of basic Fernels, for inE
stance, a consecuti>ely Gritten array, a minimumhmaximum
GitC location Fernel, etc. ,Cis interESCC analysis is carE
ried out by a classi!cation alHoritCm tCat processes tCe SCC
HrapC. ,Ce SCC HrapC is an intermediate proHram repreE
sentation tCat exCibits tCe minimal set of properties (scenarE
ios) tCat cCaracteri)e tCe computation of a loopEle>el Fernel.
,Ce alHoritCm uses tCese scenarios as a Huide for tCe execuE
tion of additional tests (see for instance K10, 19O) tCat enable
tCe recoHnition of loopEle>el Fernels.
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2.2. Generation of Parallel Code through Kernel
Recognition
In tCe literature a Hreat >ariety of paralleli)inH transE
formations tarHeted for speci!c computational Fernels Ca>e
been proposed. In tCe scope of irreHular codes, GellEFnoGn
examples are irreHular reductions K6, 7, 10, 21O, irreHular
assiHnments K2, 9O, 4OACROSS loops K11, 20O, and otCer
classes of Fernels K10O. As sCoGn in [iH. 1, our approacC
rests on a repository of sucC paralleli)inH transformations,
includinH neG tecCniDues Ge Ca>e de>eloped. In addition, a
second repository stores tCe information retrie>ed from tCe
source code durinH tCe execution of tCe SCC classi!cation
alHoritCm and tCe SCC HrapC classi!cation alHoritCm.
Once tCe set of loopEle>el Fernels computed in tCe loop
nest Ca>e been recoHni)ed, tCe most ef!cient code transforE
mations are selected from tCe repository in order to maxE
imi)e tCe performance of tCe parallel code. ,Ce selection
criteria sCould consider not only tCe cCaracteristics of tCe
tarHet parallel arcCitecture (sCaredhdistributed memory, inE
terconnection netGorF...), but also tCe parameters of tCe
application (e.H. sparsity, deHree of contention..., de!ned
in K21O for irreHular reductions). If tCere is no tecCniDue
for a Hi>en Fernel in tCe repository, tCen a Heneric apE
proacC could be applied. An example tecCniDue based on
tCe speculati>e parallel execution of irreHular loops is proE
posed in K14O. [irst, tCe code is executed in parallel and,
later, a fully parallel data dependence test is applied to deE
termine if it Cad any crossEiteration dependenceg if tCe test
fails, tCe code is reexecuted serially. ^eneric metCods can
be applied to any loop GitC complex computations. XoGE
e>er, ef!ciency usually drops GitC reHard to code transforE
mations tCat are tuned for tCe ef!cient execution of a speE
ci!c Fernel on a Hi>en tarHet arcCitecture.
After tCe selection staHe, tCe Heneration of parallel code
is carried out. If tCe loop contains a set of independent comE
putational Fernels, loop !ssion is applied and eacC Fernel
is paralleli)ed accordinH to tCe correspondinH code transE
formation. If tCere are dependences betGeen tCe Fernels,
tCe compiler analy)es sucC dependences and deri>es a set
of constraints tCat tCe parallel code must ful!ll in order to
preser>e tCe seDuential semantics. ,Cese constraints Gill
usually impose a speci!c mappinH of loop iterations to proE
cessors, and Gill result in additional preEprocessinH andhor
postEprocessinH staHes in tCe parallel code.
3. Compiler Support to Parallelize Complex
Loops: Case Studies
In tCis section, tCe potential of our extended compiler
frameGorF is sCoGn by analy)inH se>eral complex loop
nests tCat contain a set of computational Fernels tCat are freE
Duently found in real codes. Sections 3.1 and 3.2 describe
a(...) = ...






DO h1 = 1, fsize, 1
a1 = µ(a0, a2)
a2 = α(a1, f(h1), rhs(h1))
END DO ... = ...a1(...)...
(b) ^SA form.










rhs index : rhs(h1)
lhs index : a2(f(h1))
(d) SCC useEdef cCain HrapC.
Figure 2. Irregular assignment computations.
tCe support needed to implement tGo tecCniDues for tCe parE
alleli)ation of irreHular assiHnments. An illustrati>e simple
example is used for tCis purpose. Section 3.3 focuses on
tGo loop nests, extracted from tCe library of sparse matrix
operations SparsKit-II K15O, tCat contain different >ariants
of tCe consecuti>ely Gritten array Fernel.
3.1. Irregular Assignments: Inspector-Executor
An irregular assignment (see [iH. 2(a)) consists of a loop
GCere, at eacC iteration h, tCe array entry a(f(h)) is asE
siHned a >alue denoted as rhs(h), f beinH tCe subscript arE
ray. ,Ce expression rhs(h) does not contain occurrences
of a, tCus tCe code is free of loopEcarried true data depenE
dences. Ne>ertCeless, as tCe subscript expression f(h) is
loopE>ariant, loopEcarried output data dependences may be
present at runEtime (unless f is a permutation array).
Ye proposed in K2O a strateHy for tCe paralleli)ation of
irreHular assiHnments usinH tCe inspectorEexecutor model.
,Ce Fey idea consists of mappinH loop iterations to procesE
sors so tCat eacC processor carries out con"ictEfree comE
putations tCat exploit data Grite locality and preser>e loadE
balancinH. ,Ce implementation of tCe inspectorEexecutor
approacC in a paralleli)inH compiler reDuires tCe extracE
tion of tCe folloGinH information from tCe source code at
compileEtimef tCe array of results (a in [iH. 2(a)), tCe subE
script array tCat de!nes tCe Grite access pattern (f ), tCe
most ef!cient location for tCe insertion of tCe inspector
code, tCe si)e of tCe arrays a and f (asize and fsize), and tCe
number of processors (P ). ,Cis information is summari)ed
in ,able 1. [or eacC paralleli)inH transformation applicaE
ble to a computational Fernel, tCe mecCanism needed to reE
trie>e eacC piece of information is sCoGn, namely, tCe comE
3
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piler frameGorF (Fwk), tCe extensions proposed in tCis paE
per (Ext), or otCer mecCanism (Other) sucC as userEsupplied
parameters, compiler directi>es or lexicalhsyntactical analyE
sis. YitCin our frameGorF, tCe array of results a is retrie>ed
straiHCtforGardly as tCe uniDue source code >ariable repreE
sented by a SCC tCat enables tCe recoHnition of tCe irreHE
ular assiHnment Fernel (see Section 3.1.1 for more details).
,Ce parameters asize, fsize and P are obtained by means of
tCe lexicalhsyntactical analysis of tCe source code, user supE
plied parameters, or default >alues determined by tCe comE
piler. ,Ce remaininH pieces of information need extensions
of tCe frameGorF and, tCus, are tCe focus of tCe folloGinH
sections. Section 3.1.1 describes tCe recoHnition of tCe irE
reHular assiHnment of [iH. 2(a) and explains our extensions
to HatCer tCe array >ariable f tCat de!nes tCe Grite access
pattern. Section 3.1.2 outlines an alHoritCm to determine
tCe location of tCe inspector code.
3.1.1 Array Variables of the Write Access Pattern
As sCoGn in [iH. 1, tCe !rst step of tCe frameGorF is tCe
translation of tCe loop doh into tCe ^SA form of [iH. 2(b).
In tCis step special operators, µ and α, tCat capture tCe runE
time "oG of >alues of tCe array >ariable a are inserted in tCe
code. [urtCermore, eacC de!nition of a is assiHned a uniDue
name (a1 and a2) in order to represent reacCinH de!nition
information syntactically.
,Ce second step is tCe construction of tCe SCC HrapC
of doh tCrouHC tCe execution of tCe SCC classi!cation alE
HoritCm. ,Ce data dependence HrapC of tCe ^SA form is
depicted in [iH. 2(c). ,Ce nodes and tCe edHes represent
statements and useEdef cCains betGeen statements, respecE
ti>ely. ,Ce nodes are labeled GitC tCe leftECand side symbol
of tCe statement in tCe ^SA form. [or tCe saFe of clarE
ity, tCe useEdef cCains GCose tarHet is a de!nition located
outside tCe loop (a0, f and rhs) are not depicted. ,Ce
^SA HrapC contains tGo SCCsf SCC(h1), GCicC consists
of h1 = 1, fsize, 1 and represents tCe computation of tCe
linear index >ariable hg and SCC(a1, a2), GCicC is comE
posed of a1 = µ(a0, a2) and a2 = α(a1, f(h1), rhs(h1))
and captures tCe computation of tCe array >ariable a. As a
result, tCe SCC HrapC of [iH. 2(d) contains tGo nodes laE
beled as SCC(h1) (tCe o>al) and SCC(a1, a2) (tCe rectanE
Hle). ,Ce class of Fernel computed at runEtime durinH tCe
execution of tCe statements of eacC SCC is printed next to
tCe correspondinH node. ,Cus, tCe SCC class of SCC(h1)
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is lin, GCicC means tCat tCe loop index >ariable h is a linE
ear induction >ariable. ,Ce notation non-cond/assig/subs
correspondinH to tCe class of SCC(a1, a2) is as folloGsf
non-cond indicates tCat tCe execution of a(f(h)) = rhs(h)
does not depend on any conditiong assig is tCe abbre>iation
for assiHnment operation (in contrast to reduction and reE
currence operation)g !nally, subs captures tCe loopE>ariant
nature of tCe leftECand side subscript expression f(h) of tCe
statement a(f(h)) = rhs(h). ,Ce interpretation of tCe SCC
HrapC is completed GitC tCe description of tCe edHes, GCicC
represent tCe useEdef cCains betGeen statements of different
SCCs. ,Ce labels sCoG tCe expression tCat contains tCe ocE
currence of tCe >ariable de!ned in tCe tarHet SCC, as Gell
as tCe location of tCe expression GitCin tCe statement of tCe
source SCCf leftECand side subscript (lhs index) or riHCtE
Cand side subscript expression (rhs index). ,Ce rele>ance
of tCis information for Fernel recoHnition Gill be pointed
out tCrouHCout tCe paper.
,Ce SCC classi!cation alHoritCm performs a postEorder
tra>ersal of tCe syntax trees tCat represent tCe statements
of SCC(h1) and SCC(a1, a2). bet us focus on tCe subE
tree tCat represents tCe leftECand side subscript expression
f(h1) of a2 = α(a1, f(h1), rhs(h1)). ,Ce Hoal is to calcuE
late tCe class [f(h1)]a2(f(h1))!:1,1,a2(f(h1)). ,Ce notation [e]
eref
β:l,sl,E
is as folloGsf e is tCe expression tarHet for classi!cationg
eref is tCe leftECand side expression of tCe statement beinH
analy)edg E is tCe leftECand side, tCe riHCtECand side or tCe
conditional expression of tCe statementg l is tCe le>el of e
GitCin tCe tree representation of E (see tCe concept level of
an expression K18, CCapter 3O)g sl is tCe indirection le>el
of e GitCin Eg and β indicates tCe position of E GitCin tCe
statement GCere it is includedf tCe leftECand side (denoted
as !), tCe riHCtECand side ("), or tCe conditional expression
of an ifiendif statement (denoted as ?). ,Ce >alue of l and sl
is initiali)ed to )ero and later incremented as tCe postEorder
tra>ersal ad>ances.
,Ce root node of tCe subtree of f(h1) corresponds
to an array reference GCose cCild nodes are a reference
to tCe array f and a reference to tCe scalar h1. [irst,
tCe array f is classi!ed as an in>ariant expression (i.e.
[f ]a2(f(h1))!:2,1,a2(f(h1))=inv) as its >alue is not modi!ed durinH
tCe execution of doh1 . Second, tCe subscript expression h1
is classi!ed as a linear expression ([h1]a2(f(h1))!:2,2,a2(f(h1))=lin)
because, in eacC iteration, it taFes tCe >alues of tCe linear inE
duction >ariable h1 represented by SCC(h1). [inally, tCe





unk if x != y, [s]y(r)p:(l+1),(sl+1),E=unk




GCere unk denotes an unrecoHni)ed computational Fernel.
AccordinH to tCe second entry of ED. (1), tCe compiler conE
cludes tCat [f(h1)]a2(f(h1))!:1,1,a2(f(h1))=subs.
OtCer functionalities can be incorporated in tCe transfer
functions in order to Giden tCe scope of application of tCe
frameGorF, for instance, symbolic analysis for tCe computaE
tion of tCe closed form expression of an induction >ariable
(see K5O). Next, Ge extend Tx(s) so tCat tCe array f is reE
trie>ed from tCe source code, and stored in tCe correspondE
inH repository (see [iH. 1). [irst, [x(s)]y(r)p:l,sl,E is computed
by ED. (1). After tCat Tx(s) applies tCe folloGinH rulef
retrie>e x if [x(s)]y(r)p:l,sl,E=subs, p =!, sl " 1 (2)
In our case study, [f(h1)]a2(f(h1))!:1,1,a2(f(h1))=subs, tCe poE
sition p =! and tCe subscript le>el sl = 1, GCicC
indicates tCat f(h1) is a loopE>ariant subscript expresE
sion tCat appears in tCe leftECand side of tCe statement
a2 = α(a1, f(h1), rhs(h1)) . ,Cus, tCe compiler conE
cludes tCat tCe array >ariable f de!nes tCe Grite access patE
tern of tCe irreHular assiHnment. Note tCat tCe condition
sl " 1 also enables tCe identi!cation of tCe set of arrays
in>ol>ed in array references GitC multiple indirection le>els
(e.H. f and g in tCe statement a(f(g(h))) = rhs(h)).
3.1.2 Location of the Inspector Code
,Ce performance of tCe paralleli)inH tecCniDues based on
tCe inspectorEexecutor model usually depends on tCe reuse
of tCe inspector tCrouHCout tCe execution of tCe proHram.
,Cerefore, tCe point of tCe proHram GCere tCe inspecE
tor code is inserted determines tCe performance. Next,
Ge brie"y outline an alHoritCm tCat taFes ad>antaHe of
tCe demandEdri>en implementation of tCe ^SA form. bet
v1, ..., vn be tCe set of >ariables tCat de!ne tCe pattern of inE
direct Grite operations (v1, ..., vn are extracted as explained
in Section 3.1.1). bet BDO be tCe basic blocF of tCe control
"oG HrapC (C[^) tCat contains tCe Ceader of tCe loop. bet
B1, ..., Bn represent tCe basic blocFs tCat contain tCe de!niE
tion statements of v1, ..., vn. ,Ce most appropriate location
for tCe inspector code is tCe !rst basic blocF tCat is a succesE
sor of B1, ..., Bn in tCe C[^, and tCat dominates BDO . ,Ce
demandEdri>en implementation of tCe ^SA form pro>ides
an ef!cient solution to tCe statementEle>el reacCinH de!E
nition problem. ,Cus, tCe identi!cation of tCe B1, ..., Bn
from v1, ..., vn is straiHCtforGard. Next, tCe tarHet basic
blocF is determined tCrouHC tCe analysis of tCe dominance
tree K12O, GCicC is constructed durinH tCe translation of tCe
source code into ^SA form.
3.2. Irregular Assignments: Array Expansion
A different paralleli)ation strateHy based on array expanE
sion is described in K9O. EacC processor computes tCe irE
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DO ii = 1, nrow
ko = iao(perm(ii))










Subarray a1 of processor 1Subarray a2 of processor 2
!1 !2
"1 "2















SCC(ao1, ao2, ao3, ao4)
lhs index : jao3(ko3) lhs index : ao3(ko3)
rhs : ko3
rhs : ko2
rhs index : a(k2)
rhs index : iao(perm(ii1))
rhs : k2
rhs index : ia(ii1)
rhs index : ia(ii1 + 1)
rhs index : ja(k2)
SCC(k2)
(c) SCC HrapC.
Figure 3. Permutation of the rows of a sparse matrix.
reHular assiHnment correspondinH to a set of loop iterations
preser>inH tCe order of tCe seDuential execution. ,Ce partial
results are stored in expanded arrays, a(1 : asize, 1 : P ) and
@a(1 : asize, 1 : P ), tCat alloG distinct processors to Grite
in different memory locations concurrently. ,Ce @Earray
stores tCe last loop iteration at GCicC tCe elements of a Gere
modi!ed. Next, tCe processors are syncCroni)ed. [inally,
tCe processors apply a reduction operation tCat obtains tCe
partial results GitC CiHCest iteration numbers.
,Ce implementation of tCe array expansion approacC reE
Duires to extract tCe array >ariable tCat stores tCe result (a),
tCe source code statements tCat perform Grite operations
on tCat array (a(f(h)) = rhs(h)), tCe si)e of tCe array
(asize), tCe number of processors (P ), and tCe mappinH of
computations to processors to calculate tCe partial results
and to carry out tCe !nal reduction operation. YitCin our
frameGorF, a, asize and P are retrie>ed as explained in
Section 3.1. [urtCermore, tCe source code statement tCat
modi!es a corresponds to tCe αEstatement of SCC(a1, a2),
tCat is, a2 = α(a1, f(h1), rhs(h1)) in [iH. 2(b). [inally,
tCe tGo mappinHs are obtained as user supplied parameters,
or as default >alues determined by tCe compiler. ,Cis inE
formation is summari)ed in ,able 1. It sCould be noted
tCat some transformations do not reDuire extensions of tCe
frameGorFf tCe array expansion approacCes of irreHular asE
siHnment and irreHular reduction, tCe parallel execution of
semantic reduction operations (e.H. minimumhmaximum
and minimumhmaximum GitC location), and tCe array splitE
tinH and merHinH metCod to paralleli)e consecuti>ely GritE
ten arrays. ,Cese tecCniDues rest on tCe pri>ati)ation of
>ariables in order to alloG different processors to Grite in
different memory locations concurrently. ,Ce metCods exE
ecute a !nal staHe GCere tCe pri>ate results are combined
tCrouHC an appropriate function tCat preser>es tCe semanE
tics of tCe seDuential proHram.
3.3. Consecutively Written Arrays
A consecutively written array (CWA) is a Fernel tCat conE
sists of GritinH consecuti>e entries of an array in consecuE
ti>e locations durinH tCe execution of a loop. [or illustrati>e
purposes consider only tCe innermost loop dok of tCe le>elE
2 loop nest of [iH. 3(a). ,Ce code Gas extracted from tCe
routine rperm (module unary) of tCe library of sparse maE
trix operations SparsKit-II K15O. In Heneral, CYAs are imE
plemented by means of a monotonic induction >ariable K5O
of step one (ko in dok of [iH. 3(a)) tCat determines tCe
array entries to be Gritten, and an assiHnment statement
tCat sets tCe >alue of an array entry usinH as tCe leftECand
side subscript expression a monotonic function of tCe inE
duction >ariable. ,Ce !Hure sCoGs a non-conditional CWA
(jao(ko)), GCose distinHuisCinH cCaracteristic is tCat tCe arE
ray >ariable is modi!ed in all tCe loop iterations. YCen tCe
array is computed only in tCose iterations GCere a condiE
tion is ful!lled, tCe Fernel is called conditional CWA (e.H.
ao(ko) in [iH. 3(a)). In tCe rest of tCis section, tCe HenE
eration of parallel code for tCree complex loop nests tCat
contain CYAs is analy)ed.
3.3.1 Array Splitting and Merging
Current paralleli)inH compilers usually transform nonE
conditional CYAs into parallel code in tGo pCasesf !rst,
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Figure 4. Graphic depiction of array splitting
and merging.
duction >ariable is computedg and second, tCe references
to tCe >ariable are replaced GitC sucC expression. ,Ce
SCC classi!cation alHoritCm used in tCe frameGorF (secE
ond staHe in [iH. 1) is a Henerali)ation of tCe classi!cation
scCeme proposed in K5O. ,Cus, as described in tCat GorF,
tCe transfer functions can be extended GitC capabilities for
tCe symbolic computation of closed form expressions. ,Ce
approacC described abo>e cannot be applied to conditional
CYAs, except if tCe compiler can determine tCat tCe conE
ditions are loopEin>ariant. ,Ce array splitting and merging
transformation described in K10O enables tCe paralleli)ation
of conditional CYAs. ,Ce iterations of tCe seDuential loop
are mapped to processors accordinH to a blocF distribution.
[urtCermore, tCe array is expanded to alloG tCe processors
to GorF in parallel on a pri>ate copy of tCe array from tCe
!rst position. [inally, tCe oriHinal array is constructed by
concatenatinH tCe pri>ate copies in increasinH order of proE
cessor number (see [iH. 4).
YitCin our compiler frameGorF, CYAs are recoHni)ed
in tGo steps. [irst, tCe SCC classi!cation alHoritCm perE
forms an intraESCC analysis tCat detects tGo basic FerE
nelsf a monotonic induction >ariable (ko = ko + 1
in dok of [iH. 3(a)) and an array assiHnment operation
(jao(ko) = ja(k)). Next, tCe SCC HrapC classi!cation
alHoritCm examines tCe SCC HrapC of [iH. 3(c). bet us
focus on tCe useEdef cCain betGeen SCC(ko3, ko4) and
SCC(jao1, jao2, jao3). ,Ce label lhs index : jao3(ko3)
indicates tCat tCe leftECand side subscript expression of
jao(ko) = ja(k) contains an occurrence of ko. In tCe
scope of tCis scenario, tCe compiler cCecFs GCetCer tCe subE
script ko is a monotonic function of ko, and tCen executes a
monotonicity test K10, 19O to assure tCat e>ery time jao(ko)
is computed, tCe monotonic >ariable ko is updated. As tCe
test is successful, tCe >ariable jao is recoHni)ed as a nonE
conditional CYA durinH tCe execution of tCe loop. A simiE
lar analysis is applied to ao(ko). Note tCat values is a loopE
in>ariant expression, and tCus ao(ko) = a(k) is executed in
e>ery (or none) loop iteration.
ReHardinH tCe Heneration of parallel code, tCe implemenE
tation of tCe array splittinH and merHinH transformation reE
Duires no extension of tCe frameGorF (see ,able 1). ,Ce
CYA is identi!ed straiHCtforGardly durinH tCe execution
of tCe SCC HrapC classi!cation alHoritCm. ,Ce remaininH
information (namely, tCe si)e of tCe array and number of
processors) is retrie>ed as described in Section 3.2. In tCe
folloGinH sections, some >ariants of CYAs tCat reDuire tCe
implementation of frameGorF extensions are studied in deE
tail.
3.3.2 Segmented CWAs
An interestinH case is tCe le>elE2 loop nest from SparsKit-II
sCoGn in [iH. 3(a). It carries out a permutation of tCe roGs
of a sparse matrix (ao, jao, iao). ,Ce remarFable cCaracE
teristic is tCe computation of a linear induction >ariable of
step one, ko, tCat is set to tCe >alue of a loopE>ariant expresE
sion, iao(perm(ii)), at tCe beHinninH of eacC iteration of
tCe outermost loop doii. As a result, eacC doii iteration perE
forms Grite operations on a subarray a ii (ii = 1, ..., nrow)
of consecuti>e entries of ao and jao. ,Ce pattern of Grite
operations is depicted in [iH. 3(b). YitCout loss of HenerE
ality, assume tCat eacC loop iteration is mapped to a difE
ferent processor. ,Ce subarray Gritten by eacC procesE
sor p is de!ned by a startinH position ψp and a lenHtC δp.
,Ce loop doii can be executed in a fully parallel manner
(DOALL loop) if tCe subarrays do not o>erlap. ,Ce o>erE
lappinH cannot be cCecFed at compileEtime because, in HenE
eral, tCe >alue of iao(perm(ii)) is FnoGn at runEtime only.
Ye propose a solution tCat consists of insertinH tCe folloGE
inH runEtime test in tCe source code of tCe proHram. bet
! = {ψ1,ψ2, ...,ψnrow} and " = {δ1, δ2, ..., δnrow} be,
respecti>ely, tCe sets of startinH positions and lenHtCs of tCe
subarrays, a1, a2, ..., anrow, de!ned in eacC loop iteration.
,Ce subarrays aii do not o>erlap if tCere is no subarray
GCose startinH position corresponds to an entry of anotCer
subarrayf
! #aii / ψk $ ψii $ ψk+δk+1, %k & {1, . . . , nrow}, k != ii
(3)
[or tCis test to be implemented, tCe compiler needs to
determine tCe sets ! and ", and an appropriate point of tCe
proHram to insert tCe code of tCe test proposed abo>e. In tCe
example code of [iH. 3(a), tCe startinH positions are
! = {iao(perm(ii)) ; ii = 1 . . . nrow} (4)
YitCin tCe frameGorF, tCis expression is extracted from
tCe source code durinH tCe execution of tCe SCC HrapC
classi!cation alHoritCm. In particular, tCe alHoritCm anE
aly)es a useEdef cCain betGeen tCe folloGinH tGo SCCsf
SCC(ko2) of class subs composed of ko = iao(perm(ii)),
and SCC(ko3, ko4) of class non-cond/lin correspondinH
to ko = ko + 1. As botC SCCs de!ne tCe same >ariE
able ko, and tCe statements belonH to loopEbodies of differE
ent nestinH le>els, tCe reinitiali)ed induction >ariable ko is
recoHni)ed successfully. Ye extend tCe transfer functions
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DO ii = 1, nrow




k2 = ia(ii + 1) " 1
ic(ii) = len + 1
DO k = k1, k2
j = ja(k)
IF (iw(j)) THEN
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ic(1 : nrow)
(b) PostEprocessinH staHe for tCe paralleli)ation of tCe computation of
array ic.
Figure 5. Filter of the contents of a sparse
matrix using a mask matrix.
to HatCer tCe riHCtECand side expression of tCe statement
ko = iao(perm(ii)) durinH tCe recoHnition. ReHardinH tCe
set of lenHtCs, it is computed as tCe number of iterations of
tCe innermost loop dok for eacC doii loop iterationf
" = {ia(ii + 1) ' ia(ii) ; ii = 1 . . . nrow} (5)
,Ce expression abo>e is symbolically computed at tCe end
of tCe classi!cation of tCe SCC tCat represents tCe index
>ariable of dok, tCat is, SCC(k2).
[inally, tCe compiler must insert tCe runEtime test so tCat
its o>erCead is minimi)ed. ,Ce arrays iao, perm and ia
in>ol>ed in tCe computation of ! and " are in>ariant GitC
respect to doii. ,Cus, tCe most ef!cient location is tCe point
of tCe proHram GCere tCe results of tCe test are reused a
CiHCer number of executions of do ii. ,Ce extensions needed
to HatCer tCese arrays and tCe optimal location are similar to
tCose described in Sections 3.1.1 and 3.1.2.
3.3.3 Combination of CWAs with other Computa-
tional Kernels
In [iH. 5(a), a le>elE2 loop nest doii extracted from tCe rouE
tine amask of tCe module unary of SparsKit-II is presented.
,Ce code builds a sparse matrix in compressed roG storaHe
format (c, jc, ic) from an input matrix (a, ja, ia) by exE
tractinH only tCe elements tCat are stored in tCe positions
pointed by a sparse masF matrix (imask, jmask). [rom
tCe Fernel recoHnition point of >ieG, tCe loop consists of
tGo nonEindependent Fernelsf a conditional CYA (>ariables
jc and c) and an array assiHnment operation (>ariable ic).
,Ce computations associated GitC tCe array iw do not introE
duce loopEcarried dependences tCat pre>ent tCe paralleli)aE
tion of doii. ,Cis cCaracteristic can be detected usinH tCe
SCC HrapC correspondinH to tCe source code of [iH. 5(a).
,Ce details can be consulted in K3O.
,Ce loop nest of [iH. 5(a) can be paralleli)ed accordE
inH to tCe array splittinH and merHinH tecCniDue described
in Section 3.3.1. XoGe>er, tCere is an important issue tCat
must be considered in order to preser>e tCe seDuential seE
mantics. In eacC doii iteration, tCe array entry ic(ii) is set
to tCe >alue len + 1, len beinH tCe monotonic induction
>ariable used to compute tCe CYAs jc and c. ,Cis depenE
dence betGeen tCe tGo Fernels represents a constraint tCat
must be considered in order to preser>e tCe seDuential seE
mantics. Next, Ge sCoG tCe translation of sucC constraint
into parallel code.
In tCe parallel code of tCe array splittinH and merHinH
transformation, eacC processor p uses a pri>ate copy of tCe
scalar len. As a result, tCe >alues stored in ic at tCe end
of tCe parallel execution of doii do not matcC tCe >alues of
tCe seDuential execution. YitCin our frameGorF, tCe SCC
HrapC contains a useEdef cCain betGeen tCe SCCs tCat repE
resent tCe computation of tCe array ic and tCe monotonic inE
duction >ariable len, GCicC is referenced in tCe riHCtECand
side of tCe statement ic(ii) = len + 1. At tCis moment
of tCe analysis, our extended transfer functions annotate tCe
loop doii to indicate tCat durinH tCe parallel code Heneration
staHe tCe iterations of tCe loop doii must be mapped to proE
cessors accordinH to a blocF distribution in order to be able
to reco>er tCe Hlobal monotonic seDuence of len from tCe
pri>ate monotonic seDuences computed by tCe processors.
,Cis reco>ery tasF is performed in a postEprocessinH staHe
inserted @ust after doii in tCe parallel code, and tCat operates
as folloGs. Consider tCe HrapCic depiction for tCree procesE
sors sCoGn in [iH. 5(b). EacC processor modi!es tCe entries
ic(ii) correspondinH to its loop iterations. After tCe parallel
execution, tCe >alue of len is eDual to its increment durinH
tCe execution of tCe iterations assiHned to tCe processor (arE
ray incr(1 : P ) in tCe !Hure). [inally, eacC processor p
corrects tCe >alue of its ic(ii) entries by addinH to eacC enE
try tCe sum of tCe total number of elements computed by




Table 2. Effectiveness of our extended frame-
work for the SparsKit-II library.
Parallel SeDuential




Independent compound loops 8 2
be>elE1 7 2
be>elE2 1 0




Ye Ca>e de>eloped a prototype of our extended frameE
GorF of approximately 30, 000 lines of Cjj code usinH tCe
support Hi>en by tCe internal representation of tCe Polaris
compiler K4O. Polaris also pro>ides tCe ^SA form and tCe
C[^ of [ortran77 source code. Our bencCmarF suite is tCe
SparsKit-II library K15O, GCicC consists of a set of costly
routines to perform operations GitC sparse matrices. Ye do
not present experimental results in terms of tCe ef!ciency of
tCe paralleli)inH tecCniDues as tCis GorF Gas accomplisCed
by tCeir respecti>e autCors. ,Cus, ,able 2 sCoGs results in
terms of tCe number of loops tCat can be executed in paralE
lel usinH our frameGorF. ,Ce results are orHani)ed in tCree
cateHoriesf simple loops, GCicC contain only one loopEle>el
Fernelg independent compound loops, GCicC present a set of
independent Fernelsg and dependent compound loops, GitC
dependences betGeen tCe Fernels. Statistics are presented
for eacC nestinH le>el. boop nests GitC Fernels tCat are not
recoHni)ed by tCe frameGorF Gere not considered.
SparsKit-II contains 136 simple loops tCat can be transE
lated into parallel code straiHCtforGardly because tCey comE
pute array assiHnments GitC reHular (72) and irreHular (17)
access patterns, irreHular reductions (24), scalar reductions
(13), CYAs (6), conditional linear induction >ariables (1)
and semantic Fernels (2 !ndEandEset Fernels and 1 miniE
mum GitC location). ,Ce 22 seDuential simple loops corE
respond to array recurrences GitC reHular access patterns,
GCose analysis is not implemented in tCis >ersion of our
prototype. ,Ce Fernels mentioned abo>e are described in
detail in K1O. As a comparison, Ge Ca>e cCecFed tCat tCe PoE
laris compiler fails to paralleli)e tCose loops containinH irE
reHular assiHnments (21) and irreHular reductions (2), loops
GitC induction >ariables GCose closed form expression canE
not be computed (10 conditional CYAs), and some loops
tCat compute semantic Fernels (1 minimum GitC location).
ReHardinH independent compound loops, tCe 10 loop
nests detected in SparsKit-II compute a combination of
tCe folloGinH Fernelsf reHularhirreHular assiHnment, reHuE
larhirreHular reduction, CYA, !ndEandEset Fernel, reHular
array recurrence, and linear induction >ariable. Our exE
tended frameGorF also enables tCe automatic paralleli)ation
of dependent compound loop nests. ,Ce 7 loops tCat appear
in SparsKit-II consist of a combination of tGo dependent
Fernelsf a CYA and a reHularhirreHular array assiHnment.
,Ce dependence is due to tCe use of a linear induction >ariE
able as described in tCe case study of Section 3.3.3. Ye Ca>e
sCoGn tCat tCe frameGorF pro>ides ef!cient support for tCe
insertion of an appropriate postEprocessinH staHe tCat preE
ser>es tCe seDuential semantics.
5. Related Work
In tCe literature, tCe automatic Heneration of loopE
le>el parallel code is addressed from different >ieGpoints.
dekler K8O proposes a speculati>e proHram compreCension
metCod for tCe recoHnition of syntactical >ariants of comE
putational Fernels tCat in>ol>e sparse >ectors and matrices
(e.H. product, linear system solution, etc.). AHHressi>e parE
allel code Heneration is acCie>ed by replacinH tCe loop GitC
an eDui>alent parallel alHoritCm or macCineEspeci!c library
routines. =nliFe our approacC, in automatic proHram comE
preCension tCe semantics of tCe code is considered. XoGE
e>er, tCe transfer functions of our frameGorF can be exE
tended to taFe semantics into account.
A different >ieGpoint taFes ad>antaHe of classical data
dependence analysis K13, 18O to dispro>e tCe existence of
dependences tCat pre>ent paralleli)ation. Code transformaE
tions tCat remo>ehCandle sucC dependences K2, 5, 6, 10, 21,
22O are used to enable paralleli)ation. ,Ce extended frameE
GorF described in tCis paper is tarHeted for tCe analysis of
complex loops. XoGe>er, it also pro>ides a Heneric platE
form for tCe analysis of reHular loops by applyinH botC
data dependence tecCniDues and code transformations on
demand.
SuHanuma et al. K16O address tCe Heneration of parallel
code for a set of complex loop nests tCat only contain scalar
reductions. =nliFe our approacC, tCe main limitation is tCe
narroG scope of application. Ne>ertCeless, tCey optimi)e
tCe correspondinH parallel code by HroupinH interprocessor
communications. Currently, Ge do not perform an interE
loop analysis (i.e., in>ol>inH different loop nests) to accomE
plisC tCis Find of optimi)ation.
6. Conclusions
,Cis paper Cas addressed tCe automatic Heneration of
parallel code in tCe scope of complex loop nests GCere toE
dayes paralleli)inH compilers fail. Ye Ca>e proposed some
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extensions of a Heneric extensible compiler frameGorF for
Fernel recoHnition tCat maFe it a poGerful informationE
HatCerinH tecCniDue. In particular, Ge Ca>e sCoGn tCe poE
tential of our approacC by describinH tCe ef!cient support
supplied for tCe paralleli)ation of a set of complex loop
nests extracted from real codes. In addition, Ge Ca>e preE
sented our frameGorF as a uni!ed platform for tCe inteHraE
tion of botC existinH and neG tecCniDues for tCe automatic
recoHnition of loopEle>el parallelism and tCe Heneration of
parallel code.
As future GorF, Ge intend to measure tCe effecti>eness
of our automatic paralleli)ation strateHy in tCe analysis of
complex loop nests included in otCer representati>e bencCE
marF suites. ,Ce paralleli)ation of reHular loops tCrouHC tCe
inteHration of classical dependence tests GitCin our frameE
GorF Gill be studied. [inally, Ge intend to extend tCe comE
piler frameGorF GitC interEloop analysis to Henerate ef!E
cient parallel code tarHeted for speci!c arcCitectures. [or
instance, tCis analysis could impro>e locality exploitation
and reduce interprocessor communication.
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